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GaAs metal-oxide-semiconductor capacitor with TaYON/LaTaON gate-oxide stack and fluorine-
plasma treatment is fabricated and compared with its counterparts without the LaTaON passivation
interlayer or the fluorine treatment. Experimental results show that the sample exhibits better char-
acteristics: low interface-state density (8 1011 cm2/eV), small flatband voltage (0.69V), good
capacitance-voltage behavior, small frequency dispersion, and small gate leakage current
(6.35 106 A/cm2 at Vfbþ 1V). These should be attributed to the suppressed growth of unstable
Ga and As oxides on the GaAs surface during gate-oxide annealing by the LaTaON interlayer and
fluorine incorporation, and the passivating effects of fluorine atoms on the acceptor-like interface
and near-interface traps.VC 2015 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4936329]
As one of the most promising channel materials to
replace Si, III-V compound semiconductors have attracted
much efforts in order to meet the requirements of higher-
performance and lower-power applications in recent years.1,2
GaAs Metal-Oxide-Semiconductor (MOS) device with high-k
(dielectric constant) gate dielectric has received significant
attention due to its larger bandgap and higher electron mobil-
ity than its Si counterpart.3,4 Because of its relatively high k
value (26) and compatibility with the CMOS technology,
Ta2O5 can be considered as a potential high-k material, espe-
cially in the DRAM.5,6 However, it has been reported that
Ta2O5 has relatively high leakage current and possibility of
reacting with the underlying substrate at high temperature,7,8
but doping Y to Ta2O5 can improve its dielectric properties
by partially compensating the pre-existing oxygen vacancies
in Ta2O5.
9 Furthermore, incorporating nitrogen in Ta2O5 is
capable of increasing its k value and reducing its border
traps.10 Therefore, TaYON can be considered as a promising
high-k gate dielectric.
However, it is well known that a large amount of defects
near the valence band and the easily formed unstable native
oxide of GaAs can cause Fermi-level pinning at the high-k/
GaAs interface,11 and therefore, passivating this interface is
an essential factor to improve the performance of GaAs
MOS devices. Various interlayers (e.g., Si, Ge, AlON,
TaON) have been tried to passivate the GaAs surface, and
good results have been obtained.12,13 LaTaON has been
proved to provide an excellent interface quality with Ge due
to its good thermal stability and scalability,14 and thus, it is
expected to exhibit good interface performance with GaAs
too. However, because of the hygroscopic nature of La-
based material, LaTaON seems not suitable to be used as
gate dielectric. Besides, fluorine incorporation was reported
to be another good way for passivating the GaAs surface
because it is capable of passivating the oxygen vacancies in
high-k materials.15 Therefore, in this work, GaAs MOS ca-
pacitor with TaYON/LaTaON gate-dielectric stack and
fluorine-plasma treatment is proposed, and its electrical and
interfacial characteristics are compared with those of sam-
ples without LaTaON passivation layer or fluorine-plasma
treatment.
MOS capacitors were fabricated on Si-doped n-type
GaAs wafers (100) with a doping concentration of 0.5–1.0
 1018 cm3. Wafers were first degreased in acetone, etha-
nol, and isopropanol, respectively, and then dipped in diluted
HCl to remove the native oxide, followed by sulfur passiva-
tion by dipping in 8% (NH4)2S. After dried by N2, the wafers
were transferred immediately into the high vacuum chamber
of sputtering system. A thin LaTaON film (2 nm) was de-
posited by co-sputtering Ta and La2O3 targets at room tem-
perature in Ar/N2¼ 24/12, followed by the deposition of
TaYON gate dielectric layer (8 nm) by co-sputtering Ta
and Y2O3 targets also in Ar/N2¼ 24/12. Then, some of the
samples received a fluorine-plasma treatment at a flow rate
of CHF3/O2¼ 10/1 for 5min. For comparison, control sam-
ples without the passivation layer or fluorine-plasma treat-
ment were prepared. So, the samples are divided into three
groups: the sample with LaTaON passivation layer and
fluorine-plasma treatment (denoted as LaTaON þ F), the
sample with LaTaON passivation layer but no fluorine-
plasma treatment (denoted as LaTaON) and the control sam-
ple without LaTaON passivation layer or fluorine-plasma
treatment. Subsequently, post-deposition annealing (PDA)
was carried out at 600 C for 60 s in N2 for all the samples.
Al electrode was then evaporated and patterned with an area
of 7.85 105 cm2, followed by a forming-gas (95% N2
þ 5% H2) annealing at 300 C for 20min.
The capacitance-voltage (C-V) measurements were per-
formed on MOS capacitors by HP 4284A. The gate leakage
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current was tested by HP 4156A, and the thickness of the
dielectric films (Tox) was measured by ellipsometry.
The C-V curves at 1MHz of the samples swept from
inversion to accumulation and then backward are shown in
Fig. 1. Compared with the control sample without passiva-
tion layer or fluorine treatment, smaller hysteresis can be
found in both samples with LaTaON interlayer, especially
for the one with fluorine treatment (LaTaON þ F), implying
that the defects in the dielectric and near/at the GaAs surface
can be reduced by the LaTaON interlayer and fluorine fur-
ther passivates the oxide defects. The slightly smaller accu-
mulation capacitance (Cox) for the LaTaON þ F sample than
the LaTaON sample should be caused by the high bonding
energy between metal atom and incorporated F atom.16
However, the smaller flat-band shift and C-V hysteresis of
the LaTaON þ F sample than those of the LaTaON sample
indicate that the fluorine treatment can reduce the defects
near/at the high-k/GaAs interface, which is beneficial to
enhancing the carrier mobility (due to reduced defect-related
carrier scattering), outweighing the slight loss in the k
value.17 The C-V curve of the control sample exhibits a
stretch-out and Cox reduction at higher gate voltage, imply-
ing poor interface quality due to the lack of passivation.
Furthermore, the much smaller Cox of the control sample
than that of the other two samples should be attributed to the
formation of a low-k native oxide (consisting of Ga-O and
As-O complexes) at the GaAs surface,18 which can be effec-
tively suppressed by the LaTaON passivation layer, as
shown by the TEM images in Fig. 2. Interface-state density
near mid-gap Dit is extracted from the HF C-V curve by the
Terman’s method19 for comparison (Fig. 1(b)). Obviously,
the LaTaON þ F and LaTaON samples exhibit smaller Dit
than the control sample, with the smallest for the LaTaON þ F
sample (8 1011 cm2/eV), further demonstrating the pas-
sivation role of the LaTaON interlayer and F incorporation
on the dangling bonds at the high-k/GaAs interface.
The electrical and physical parameters of the samples
extracted from their HF C-V curves are listed in Table I. The
equivalent k value of the gate dielectric can be calculated as
keq ¼ kSiO2Tox=CET, where CET is the capacitance equiva-
lent thickness equals to k0kSiO2 /Cox (k0 is the vacuum permit-
tivity; kSiO2 is the dielectric constant of SiO2; and Cox is the
accumulation capacitance per unit area). Flatband voltage
Vfb is determined from flatband capacitance, and thus, the
equivalent oxide-charge density (Qox) can be obtained by
Qox¼Cox(Vfbums)/q, with ums the work-function differ-
ence between Al gate and GaAs substrate, and q is the elec-
tron charge. As shown in Table I, the two samples with
LaTaON passivation layer exhibit better electrical properties
than the control sample. Positive Vfb for all the samples
implies the presence of negative charges in the dielectric
film. Smaller Vfb of the LaTaON þ F sample (0.69V) than
the LaTaON sample (1.09V) should be ascribed to the capa-
bility of fluorine incorporation in passivating the oxide traps
and interface states,20 which can be further supported by its
smaller Qox (6.88 1012 cm2) than that of the latter
(1.17 1013cm2).
In Fig. 3, the control sample shows the largest gate leak-
age current density (e.g., 4.24 104A/cm2 at gate voltage
of Vfb þ 1V) and slight breakdown at gate voltages larger
than 2.5V in. This is consistent with the control sample hav-
ing the most interface traps (Fig. 1(b)), which can cause trap-
assisted tunneling of carriers: under a positive gate voltage,
the conductive band of GaAs bends towards the Fermi level
at the GaAs surface, and thus, electrons can tunnel from the
FIG. 1. (a) High-frequency C-V curve and (b) interface-state density (Dit) in
the bandgap.
FIG. 2. The cross-sectional TEM images of the (a) LaTaON þ F, (b)
LaTaON, and (c) control samples.
TABLE I. Electrical and physical parameters of the samples extracted from
HF C-V curves.
Sample LaTaON þ F LaTaON Control
Tox (nm) 10.3 10.6 10.9
Cox (lF/cm
2) 1.84 1.87 1.48
Vfb (V) 0.69 1.09 1.26
Qox (cm
2) 6.88 1012 1.17 1013 1.06 1013
CET (nm) 1.86 1.85 2.35
k 21.5 22.5 18.1
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substrate to the traps at the interface and in the dielectric and
then to the gate, resulting in leakage current.21,22 However,
for the two samples with LaTaON interlayer, the leakage
current density is obviously reduced, especially for the one
with fluorination (6.35 106 A/cm2 at Vfb þ 1V), which
should be attributed to the reduced trap-assisted tunneling
associated with its smallest Qox and Dit, as mentioned
above.23 Furthermore, C-V curves measured at 1MHz,
100 kHz, and 50 kHz are displayed in Fig. 4. The large
frequency-dependent flatband shift and the poor C-V behav-
ior at low frequency for the control sample indicate obvious
Fermi-level pinning at the high-k/GaAs interface.24 Smaller
frequency dispersion is obtained for the two samples with
LaTaON passivation layer, especially for the fluorinated
sample, demonstrating that slow states at/near the interface
can be reduced by the LaTaON interlayer and the fluorine-
plasma treatment can further improve the interface quality.
Chemical states in the dielectric layer and at/near the
high-k/GaAs interface are analyzed by XPS to clarify the
effects of the LaTaON passivation layer and fluorine treat-
ment on the device’s performance. Fig. 5 shows the Y 3d
and Ta 4f spectra of the three samples. As compared to the
LaTaON sample and control sample, the Y 3d and Ta 4f
peaks of the LaTaON þ F sample shift to higher energies of
2.05 eV and 2.15 eV, respectively, which should be due to
the higher electronegativity of F (4.0) than that of O (3.5).
Similarly, the La 3d peak in Fig. 6(a) of the LaTaON þ F
sample also shifts to higher energy relative to that of the
LaTaON sample. The La atomic ratios of the LaTaON þ F
and the LaTaON samples are extracted to be 13.06% and
11.01%, respectively, possibly because the strong bonding
between fluorine and metal atoms could suppresses the out-
diffusion of the latter from the dielectric layer towards the
substrate. The obvious F 1s peak in the F 1s spectrum of the
LaTaON þ F sample [Fig. 6(b)] indicates that fluorine is
indeed incorporated in both the dielectric and passivation
layers, resulting in effective passivation on the dangling
bonds and oxide traps at/near the high-k/GaAs interface.
This is why the LaTaON þ F sample has the best interfacial
and thus electrical properties, as shown in Table I.
Figs. 7 and 8 compare the As 3d and Ga 3d XPS spectra
of the three samples. In Fig. 7, the As-Ga, As-As, As-S and
As-O peaks are found at 40.9 eV, 41.7 eV, 42.6 eV, and
43.9 eV, respectively, and in Fig. 8, the Ga-As, Ga-S, Ga-O,
and Ga-N peaks are located at 19.0 eV, 19.9 eV, 21.0 eV, and
FIG. 3. Gate leakage current density vs. gate voltage (Jg-Vg) characteristics
of the three samples.
FIG. 4. Frequency dispersion of C-V
curve: (a) LaTaON2 þ F sample, (b)
LaTaON sample, and (c) control
sample.
FIG. 5. (a) Y 3d and (b) Ta 4f XPS spectra at the TaYON dielectric layer of
the samples.
FIG. 6. (a) La 3d XPS spectrum at the LaTaON interlayer of the LaTaON þ
F and LaTaON samples; and (b) F 1s XPS spectrum of the LaTaON þ F
sample.
213501-3 Liu et al. Appl. Phys. Lett. 107, 213501 (2015)
 Reuse of AIP Publishing content is subject to the terms at: https://publishing.aip.org/authors/rights-and-permissions. Download to IP:  147.8.31.43 On: Mon, 14 Nov 2016
07:56:16
18.1 eV, respectively, according to the National Institute of
Standards and Technology (NIST) XPS database. The As-S
and Ga-S bonds detected in Figs. 7 and 8 imply that Ga2S3
and As2S3 have formed at the GaAs surface during the sulfur
passivation, which can decrease the Ga/As-related vacancies
by the reactions: (NH4)2S þ H2O ! 2NH4þ þ S2 þ Hþ
þ OH and 2GaAs þ 12Hþ þ 6S2 ! Ga2S3 þ As2S3
þ 6H2.25 The Ga-S bond can reduce the energy states in the
band gap and suppressing the formation of native oxide on
GaAs in subsequent thermal processing,26 by only pushing
the states from the lower half of the GaAs band gap to the
upper half near the conduction band, but not fully eliminat-
ing them.27 In Figs. 7 and 8, strongest As-O and Ga-O peaks
are observed for the control sample, demonstrating the exis-
tence of significant amount of As/Ga-oxides at/near the inter-
face, and thus explaining why it has the smallest Cox and the
lowest k value.
In addition, the intensities of As-As bond for the
LaTaON þ F and LaTaON samples in Figs. 7(a) and 7(b)
are lower than that for the control sample in Fig. 7(c), imply-
ing that the LaTaON passivation layer can effectively reduce
the weak As-O and As-As bonds. No As-O peak and weakest
Ga-O peak for the LaTaON þ F sample indicate that fluorine
incorporation can further reduce the oxide traps and As-As
dimers (contributing to the gap states), giving the best inter-
face among the three samples.
The effects of LaTaON passivation interlayer and
fluorine-plasma treatment on GaAs MOS capacitor with
TaYON gate dielectric are investigated. Measured results
show that samples with LaTaON interlayer have lower
interface-state and oxide-charge densities, and fluorine incor-
poration can further reduce them, which is beneficial to
enhancing the carrier mobility and thus drive current for
high-speed applications. TEM and XPS indicate that the
LaTaON passivation layer can effectively suppress the
growth of unstable native oxides at the GaAs surface.
Moreover, fluorine incorporation can suppress the out-
diffusion of elements from the high-k dielectric and also
reduce the oxide traps at/near the high-k/GaAs interface,
thus unpinning the Femi level at the interface and giving
good electrical properties to the MOS device. In summary,
LaTaON interlayer combined with fluorine-plasma treatment
is a promising way for passivating the traps in high-
performance GaAs MOS devices.
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